
PIC16F87X
DS30292C-page 126
2001 Microchip Technology Inc.
TABLE 12-6:
INITIALIZATION CONDITIONS FOR ALL REGISTERS
Register
Devices
Power-on Reset,
Brown-out Reset
MCLR Resets,
WDT Reset
Wake-up via WDT or
Interrupt
W
873
874
876
877
xxxx xxxx
uuuu uuuu
INDF
873
874
876
877
N/A
TMR0
873
874
876
877
xxxx xxxx
uuuu uuuu
PCL
873
874
876
877
0000h
PC + 1(2)
STATUS
873
874
876
877
0001 1xxx
000q quuu(3)
uuuq quuu(3)
FSR
873
874
876
877
xxxx xxxx
uuuu uuuu
PORTA
873
874
876
877
--0x 0000
--0u 0000
--uu uuuu
PORTB
873
874
876
877
xxxx xxxx
uuuu uuuu
PORTC
873
874
876
877
xxxx xxxx
uuuu uuuu
PORTD
873
874
876
877
xxxx xxxx
uuuu uuuu
PORTE
873
874
876
877
---- -xxx
---- -uuu
PCLATH
873
874
876
877
---0 0000
---u uuuu
INTCON
873
874
876
877
0000 000x
0000 000u
uuuu uuuu(1)
PIR1
873
874
876
877
r000 0000
ruuu uuuu(1)
873
874
876
877
0000 0000
uuuu uuuu(1)
PIR2
873
874
876
877
-r-0 0--0
-r-u u--u(1)
TMR1L
873
874
876
877
xxxx xxxx
uuuu uuuu
TMR1H
873
874
876
877
xxxx xxxx
uuuu uuuu
T1CON
873
874
876
877
--00 0000
--uu uuuu
TMR2
873
874
876
877
0000 0000
uuuu uuuu
T2CON
873
874
876
877
-000 0000
-uuu uuuu
SSPBUF
873
874
876
877
xxxx xxxx
uuuu uuuu
SSPCON
873
874
876
877
0000 0000
uuuu uuuu
CCPR1L
873
874
876
877
xxxx xxxx
uuuu uuuu
CCPR1H
873
874
876
877
xxxx xxxx
uuuu uuuu
CCP1CON
873
874
876
877
--00 0000
--uu uuuu
RCSTA
873
874
876
877
0000 000x
uuuu uuuu
TXREG
873
874
876
877
0000 0000
uuuu uuuu
RCREG
873
874
876
877
0000 0000
uuuu uuuu
CCPR2L
873
874
876
877
xxxx xxxx
uuuu uuuu
CCPR2H
873
874
876
877
xxxx xxxx
uuuu uuuu
CCP2CON
873
874
876
877
0000 0000
uuuu uuuu
ADRESH
873
874
876
877
xxxx xxxx
uuuu uuuu
ADCON0
873
874
876
877
0000 00-0
uuuu uu-u
OPTION_REG
873
874
876
877
1111 1111
uuuu uuuu
TRISA
873
874
876
877
--11 1111
--uu uuuu
TRISB
873
874
876
877
1111 1111
uuuu uuuu
TRISC
873
874
876
877
1111 1111
uuuu uuuu
TRISD
873
874
876
877
1111 1111
uuuu uuuu
TRISE
873
874
876
877
0000 -111
uuuu -uuu
PIE1
873
874
876
877
r000 0000
ruuu uuuu
873
874
876
877
0000 0000
uuuu uuuu
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ’0’, q = value depends on condition,
r
= reserved, maintain clear
Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector
(0004h).
3: See
Table 12-5 for RESET value for specific condition.